UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/666,892	09/17/2003	Hong-Yi Hubert Chen	MP0393	9088
	7590 11/03/200 CKEY & PIERCE P.L	EXAMINER		
5445 CORPOR		PATEL, HETUL B		
SUITE 200 TROY, MI 48098			ART UNIT	PAPER NUMBER
		2186		
			MAIL DATE	DELIVERY MODE
			11/03/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/666,892	CHEN ET AL.	
Examiner	Art Unit	

	HETUL PATEL	2186	
The MAILING DATE of this communication appea	ars on the cover sheet with the	correspondence add	ress
THE REPLY FILED <u>15 October 2008</u> FAILS TO PLACE THIS A	PPLICATION IN CONDITION FO	R ALLOWANCE.	
1.  The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following rapplication in condition for allowance; (2) a Notice of Appe for Continued Examination (RCE) in compliance with 37 C periods:	eplies: (1) an amendment, affidav al (with appeal fee) in compliance	rit, or other evidence, v with 37 CFR 41.31; o	which places the r (3) a Request
The period for reply expiresmonths from the mailing	date of the final rejection.		
b) The period for reply expires on: (1) the mailing date of this Ac no event, however, will the statutory period for reply expire la	lvisory Action, or (2) the date set forther than SIX MONTHS from the mailing	ng date of the final rejection	on.
Examiner Note: If box 1 is checked, check either box (a) or (b MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f		E FIRST REPLY WAS FI	LED WITHIN TWO
Extensions of time may be obtained under 37 CFR 1.136(a). The date of have been filed is the date for purposes of determining the period of extender 37 CFR 1.17(a) is calculated from: (1) the expiration date of the slipset forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount nortened statutory period for reply orio	of the fee. The appropri ginally set in the final Office	ate extension fee be action; or (2) as
2. The Notice of Appeal was filed on A brief in compl	ance with 37 CFR 41.37 must be	filed within two month	s of the date of
filing the Notice of Appeal (37 CFR 41.37(a)), or any exten Notice of Appeal has been filed, any reply must be filed with AMENDMENTS	sion thereof (37 CFR 41.37(e)), to	o avoid dismissal of the	
3. The proposed amendment(s) filed after a final rejection, b	ut prior to the date of filing a brief	, will <u>not</u> be entered be	cause
(a) They raise new issues that would require further con	•	TE below);	
<ul> <li>(b) ☐ They raise the issue of new matter (see NOTE below</li> <li>(c) ☐ They are not deemed to place the application in better</li> </ul>	•	educina or simplifvina t	he issues for
appeal; and/or		gpyg .	
(d) ☐ They present additional claims without canceling a c NOTE: (See 37 CFR 1.116 and 41.33(a)).	orresponding number of finally re	ected claims.	
4. The amendments are not in compliance with 37 CFR 1.12	1 See attached Notice of Non-Co	omnliant Amendment (	PTOL-324)
5. Applicant's reply has overcome the following rejection(s):		mphane / amenament (	1 102 02+).
6. Newly proposed or amended claim(s) would be alk		timely filed amendmen	nt canceling the
non-allowable claim(s).  7. For purposes of appeal, the proposed amendment(s): a)	T will not be entered or b\□ w	ill be entered and an a	volunation of
how the new or amended claims would be rejected is provi The status of the claim(s) is (or will be) as follows:		ili pe entered and an e	хріапацоп оі
Claim(s) allowed: Claim(s) objected to:			
Claim(s) rejected:			
Claim(s) withdrawn from consideration:			
<u>AFFIDAVIT OR OTHER EVIDENCE</u> 8. ☐ The affidavit or other evidence filed after a final action, but	before or on the data of filing a N	otice of Annael will not	ha antarad
because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).			
9. The affidavit or other evidence filed after the date of filing a entered because the affidavit or other evidence failed to over showing a good and sufficient reasons why it is necessary	ercome <u>all</u> rejections under appe	al and/or appellant fail	s to provide a
10.   The affidavit or other evidence is entered. An explanation			
REQUEST FOR RECONSIDERATION/OTHER	de es NOT alsos the smallestical		
<ol> <li>The request for reconsideration has been considered but <u>See Continuation Sheet.</u></li> </ol>		n condition for allowan	ce because:
<ul><li>12. ☐ Note the attached Information <i>Disclosure Statement</i>(s). (I</li><li>13. ☐ Other:</li></ul>	PTO/SB/08) Paper No(s)		
	/Hetul Patel/		
	Patent Examiner Art Unit: 2186		

Continuation of 11. does NOT place the application in condition for allowance because:

As to the remark, Applicant asserted that with regards to independent claim 1:

- (a) Jaggar, either alone or in combination with Miller, fails to show, teach, or suggest a plurality of address encoders, a respective one of the plurality of address encoders for each of the input ports, each of the address encoders to provide an encoded address for accessing one of the memory locations.
- (b) Applicants respectfully disagree with Examiner and submit that duplicating the encoder, without also modifying the encoder and the bus structure of Jaggar, would not improve performance. Instead of one common encoder that converts all addresses and processor modes to encoded addresses, multiple encoders would be converting all address and processor modes to encoded addresses and communicating the encoded addresses over the same common bus. The resulting unnecessary redundancy and increased bus traffic would not increase the performance of Jaggar. Accordingly, Applicants respectfully submit that Jaggar teaches away from simply duplicating the same common address encoder.
- (c) Applicants respectfully note that the cited portions of Miller fail to disclose a respective one of the plurality of address encoders for each of the input ports. In other words, Applicants' claim limitation requires that each input port has its own address encoder, which is implicit in the term "respective." In contrast, all of the input ports of Miller appear to share the same encoders. For example, FIG. 2A of Miller discloses two entry address encoders 102 and 123 and a register stack 110. The register stack 110 includes 32 registers and corresponding input ports. Applicants respectfully note that both of the address encoders 102 and 123 communicate with all 32 registers via the same address buses 218 and 220. Accordingly, this structure is not analogous to a respective one of a plurality of address encoders for each of the input ports.

Examiner respectfully traverses Applicant's remark for the following reasons:

With respect to (a), Examiner maintains that Jaggar, either alone or in combination with Miller, teaches and/or suggests the claimed limitations for the reasons described in responses to (b) and (c) below.

With respect to (b), Examiner would like to point out to Applicant that as described in the previous rejection(s), the (common) address encoder in Jaggar is the combination of 12-20 in Fig. 8. Simply by duplicating these 12-20 components from the common place where currently it is in Jaggar to both input ports (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Fig. 8), it will meet the claimed limitation. By doing so, it will not result in unnecessary redundancy and increased bus traffic because both input ports will have different encoded address inputted to access different registers.

With respect to (c), Examiner would like to point out to Applicant that in Miller, there are two input ports (218 and 220 in Fig. 2A), each having an address encoder (i.e. 102 and 123, respectively, in Fig. 2A). Each of the plurality of address encoders provide an encoded address for accessing one of the memory locations (i.e. each of 102 and 123 provide address for addressing/accessing at least one of the 32 registers 212 shown in Fig. 2A). Hence, the Miller reference does teach the limitation of a respective one of a plurality of address encoders for each of the input ports as claimed.